Modern FPGAs with Dynamic and Partial Reconfiguration (DPR) 
Introduction
Embedded system design has a permanently increasing demand on complexity and flexibility, because of the market pressure and continuous emergence of new applications. Regarding complexity management, the methodological trend is to design systems by means of the integration of different IP cores created and validated independently, to reduce design time, and consequently, time to market. Cores are typically hardware modules designed to speed-up computation intensive tasks. On the other hand, there is a need of flexibility, in the sense of looking for systems with the capability of adapting their behaviour to time-varying conditions. This would help in increasing systems lifetime, and consequently, time in the market. The challenge is to combine hardware performance with the flexibility required by adaptive systems.
Making use of Dynamic and Partial Reconfiguration (DPR) features of modern SRAM-based FPGAs opens new possibilities towards building efficient adaptive systems, because of the lower costs associated with changing just a portion of the system without stopping it entirely, as compared with full reconfiguration. In addition, it enables self-reconfiguration, allowing this way to control the process from the inside of the device logic, which is a clear advantage in order to maximize integration.
Furthermore, FPGA-based self-reconfigurable systems can benefit from the Evolvable Hardware (EH) approach to adapt themselves when needed. Proposed by Higuchi [1] and De Garis [2] in 1993, EH research has split into various approaches, being online adaptive hardware the final objective of this work, which allows the automatic self-synthesis of new circuits by means of an Evolutionary Algorithm (EA) running in the system. However, integrating DPR with EH techniques suffers from the low speed of the reconfiguration ports. A well-known alternative is the use of Virtual Reconfigurable Circuits (VRC), a reconfigurable layer built on top of the reconfigurable fabric that reduces the complexity of the reconfiguration process, creating a kind of application specific programmable elements [8] . Main problems of VRCs are area and delay overheads, as well as power consumption, that might be acceptable during the adaptation step, but not during the subsequent processing phase. Differently, the main proposal of this work is the integration of a widely known 2D systolic processing architecture with an optimized DPR control engine which allows the implementation of adaptive (evolvable) processing-hardware with native reconfiguration support.
The architecture consists on a highly regular and parallel two dimensional mesh-type array of processing elements (PE) arranged like a systolic structure featuring intensive data processing capabilities in a broad range of fields. Each PE can be configured with a given functionality, which also permits to define which of the input signals are used and how, consequently allowing the adaptation of the data transmission front. Each possible combination of functions and connections is presynthesized and stored like an independent module. It is during the adaptation phase that it is dynamically configured in the suitable position of the FPGA according to the EA decisions. This proposal avoids the inclusion of multiplexers as well as the simultaneous implementation of all the possible functions in each element, reducing the area and processing overhead compared with VRCs solutions. Due to the high modularity and regularity of the architecture, PEs which are already configured in the device can be readback from the very same configuration memory of the FPGA and reallocated to the desired place, reducing the external memory accesses. In addition, only those modules that have to be changed in the array will be changed, while those common for the original and the new circuit will be unaffected. Considering typical mutation rates in Cartesian Genetic Programming (CGP), which is the selected EA in this work, the number of PEs to be reconfigured will be extremely low between the evaluations of two candidates. The proposed architecture is generic, and its suitability to different processing tasks depends on the external library, which can be incremented even during system life time.
Together with the architecture, a peripheral module for low level control of the reconfiguration port is proposed to carry out the reconfiguration process. The main advantage of this reconfiguration engine is the relocation capability implemented in hardware, which also includes the readback/reallocation/writeback approach. It has been designed to be times faster than the evaluation phase of the candidate circuit, even beyond the maximum theoretical throughput of the reconfiguration port.
The rest of the paper is organized as follows. In the next section, some introductory details of DPR and EH are shown. Then, the proposed reconfigurable processing system, together with the architecture of the reconfigurable core as well as the reconfiguration engine are described. Section IV features a detailed description of the evolutionary framework of the system. Finally, in section V, implementation details and results are provided, and some conclusions are drawn in section VI.
Previous Concepts and Related Work
This section deals with previous concepts and work related with both partial reconfiguration and EH.
Dynamic and Partial Reconfiguration
To reconfigure an SRAM based FPGA, it is necessary to change the content of its configuration memory. The mechanism to change this content is to send some configuration commands and new configuration information through a reconfiguration port. It is common to have several configuration ports in most devices, however, in this work, self-reconfiguration is required to permit system self-adaptation, and so, the Internal Configuration Access Port (ICAP), a configuration port embedded in the device logic, is used. To control data transference to the configuration memory using the ICAP, Xilinx provides HWICAP [4] , a peripheral that can be easily integrated in the system. This logic sends bitstreams directly to the port with no modifications. A configuration bitstream is a file that includes both the sequence of commands to control data transference through the reconfiguration port, and the configuration data itself.
Partially reconfigurable systems very often require to have relocation capability, that is, to configure the same reconfigurable module in different positions of the device, using a single bitstream as data source. For this, it is necessary to change the address included in the configuration file. HWICAP cannot perform this reallocation automatically, so it has to be carried out in software, including extra timing overhead, or hardware, where extra logic has to be added to the configuration controller. With this purpose, bitstream filters have been already provided in some works like [5] .
The granularity of the reconfiguration depends on the configuration resources corresponding to a frame, the minimum addressable unit of information of the configuration memory. In the case of Virtex-5 devices, this granularity is one column of configurable logic, which corresponds to the height of one clock region. Thus, reconfiguration of two dimensional architectures is possible, as is exploited in this work.
Evolvable Hardware
EH usually involves the use of reconfigurable hardware devices whose configuration is controlled by an EA [1] . EH is regarded like a key technology to achieve adaptive systems, that is, hardware systems able to reconfigure themselves to adapt to environmental or requirements changes, or to recover from faults. In this work we focus on the architectural requirements needed to build up such systems relying on DPR, which is the focus of our EH Platform. Consequently, this section will be limited to EH architectures based on FPGAs. Specifically those where the full system is implemented in the FPGA, including the EA, the fitness calculation and the processing architecture itself will be considered.
Under these assumptions, the straight approach would be to directly evolve the FPGA bitstream. However, this is unfeasible due to the huge space to be explored, the risk of jeopardizing the device and some other practical issues like, for instance, the scalability problem. Consequently, other alternatives were examined and, among them, the most extended one is the use of virtual architectures with inherent reconfigurability defined on to fabric. This approach, proposed in [8] implementing all the possible configu architecture simultaneously on the devic desired one using a set of multiplexer configuration registers. The reconfig involves changing these registers, and can some clock cycles.
The main problem of virtual architectures is the area overhead caused of simultaneous implementations of every plus the required multiplexers for routin maximum achievable frequency. Therefor time reconfiguration has been studied as virtual reconfiguration. For instance, Up [10] two approaches. The first one cons LUT contents to carry out parametric tun one is based on changing some configura neural network, to adapt the processing approach is mainly constrained by it purpose and the coarse granularity of th approaches use the ICAP to perform rec [12] , Torresen et al. propose a data class Flexibility is achieved by changing functional units used in each Category D (CDM) of the classifier, choosing betwe synthesized configurations that differ in FUs used in each row and in each colu However, only a reduced experiment performed, achieving too slow results to cr systems. This is due to the large gra reconfigurable regions (to change the nu the CDM, the full module has to be limited use of the ICAP control, improvements. A different approach is same group in [13] that exploits the SRL b Virtex devices LUTs to change its logic, w use the normal configuration interfaces, li this case, the reconfiguration process is ca shifting the configuration bits into t alternative achieves a higher reconfi enough to fulfill the application requireme overhead compared with VRCs. Howeve very device dependent, and reconfigurabi adapt LUT functions. Furthermore, on Virtex-5 LUTs show this behaviour. M direct bitstream manipulation approach Cartesian Genetic Programming scheme routing. In this case, reconfiguration is ac of changing the values stored in the LU functionality, as well as the communicat hierarchical strategy is also introduced to d of the solution space.
op of the device and [9] , implies urations of the ce, selecting the rs driven by the guration process n be done in just reconfigurable by the inclusion y single function ng, reducing the re, the use of runan alternative to pegui proposes in sists in changing ning. The second able modules of a g structure. This ts very specific he modules. Both configuration. In sification system. the number of Detection Module een different pren the number of umn, using DPR. tation has been reate feasible EH anularity of the umber of FUs of changed), and a without further proposed by the behavior of some without having to ike the ICAP. In arried out directly the LUTs. This iguration speed, ents, reducing the er, the solution is ility is limited to nly 25% of the More recently, a is applied in a [14] , with static chieved by means UTs to change its tion channels. A deal with the size Figure 1 shows the system lev proposed System-on-Chip (SoC embedded MicroBlaze processor res the whole system operation, a Rec Core (RC) and a Reconfiguratio modules in the system have been i attached to the Microblaze embed commercial PLB bus that allows the registers of each of the peripherals f
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The proposed architecture is a t type systolic array of parallel PEs data processing applications. Figure of the array, sized AxB (4x4 in Fi basic computational unit able to per on the data taken from their close n cycle. All the elements have two in (N) and another in the west (W), a ssing Architecture vel architecture of the ) consisting on an sponsible of controlling configurable processing on Engine (RE). All included as peripherals dded processor using a e configuration of some from the processor.
stem Architecture e for its operation so an used for this purpose. must, a dedicated NPI ocol has been used to ontroller. rchitecture of the RC is Es, known for its high of resources. A major ssibility to change the of DPR. This confers bilities. The following of each module in the on two dimensional meshs, focused on intensive e 2 shows the structure igure 2). Each PE is a rform a single operation neighbors, in one clock nputs, one in the north and two outputs, one in the south (S) and the other in Communications among PEs have als following the systolic approach, that is, the closer neighbors. Consequently, Sout element is connected with the element imm and the East output is connected to the W element immediately on the right. entrance, as shown in Figure 2 , a single e included in the inputs of each PE in the borders of the array. Each one of these ele one of the inputs of the 3×3 (9 pixels) neig image pixel to be filtered. To collect pro send it back to the memory, just the outp rightmost PE is considered. To allow the with the static part of the device, bus-m included in the border of the architecture fixed-position communication structures that the same signals use the same resourc allowing stable connections between rec fixed regions on the device.
Figure 2 Two dimensional proposed a
The internal structure of the PEs is sho Each element includes a Functional B performs a basic operation with the in sends the result through both outputs. Th outputs of each element have always the given time. The considered FBs, which ar 1, have been chosen according to the p extending the ideas originally proposed fo application. FBs involve one (x) or two all of them have one output (z). The d generated combining the proposed functi possible assignments between inputs of inputs of the function, despite some ex redundancies, like for example, N+W and in the following paragraph. In addition, a also included inside each PE with purposes.
Therefore, PE operation could be classi the east (E 
Figure 3 Structure of Proce
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The proposed architecture can be easily extended to any other processing purposes, since new processing elements can be added to the library. In addition, elements included in this library can be reused among applications. As it will be explained in the Implementation section, the size of the implemented structure is 4×4, but it can be completely and easily scaled. 
Description of the Reconfiguration Engine
Description of the enhanced ICAP control used in the proposed framework includes the main aspects that enable fast reconfiguration to make online adaptation feasible, together with the regularity and modularity of the architecture featured above.
Bitstreams corresponding to the PEs included in the library of modules to compose the architecture do not include configuration commands. That is, only the body of the bitstream is stored, while both the header and the tail are eliminated. Consequently, final PE position in the device is not predefined. Differently, as shown in [11] , header and tail info, as well as frame addresses, are added at run time. This strategy provides two advantages: i) A reduction of the bitstream size that allows reducing the whole data transference time from the external memory, and ii) faster relocation possibilities. Regarding the relocation feasibility, it allows having a unique bitstream for each PE that can be configured in any position of the array. This relocation is much faster than the previous proposals in the State of the Art, since those like [5] , are based on bitstream parsers, instead of a runtime composition of the bitstream. This higher speed achievement allows increasing the frequency of the relocation process.
In addition, even though the maximum frequency of the Virtex-5 ICAP reported by the manufacturer is 100 MHz, we have proven the feasibility of overclocking it. In this work, we have experimentally achieved ICAP valid operation at 250MHz, including the online relocation process. Exploiting this, the overhead of the reconfiguration process is further reduced. Also, a direct and dedicated data link has been included from the external DDR2 memory to the reconfiguration module, using the NPI. This connection is able to feed the reconfiguration port with information fast enough to carry out fast reconfiguration, without introducing dead times.
Furthermore, analyzing the reconfiguration requirements of modular and regular architectures, in most cases, the same element has to be reallocated at different positions in the architecture. As a consequence, the possibility of pasting the same configuration module in different positions of the architecture, without having to read it further times from the external memory, has been developed. Moreover, this module might already be configured in other positions of the device. Consequently, also internal memories have been included to allow this readback/reallocation/writeback approach of full modules of the architecture. This approach eliminates the overhead of reading the configuration information from the external memory, greatly reducing the reconfiguration overhead so as to be appealing enough for its inclusion in evolvable systems.
RE includes a software API that simplifies the reconfiguration process. Further information about this API can be found in [11] .
Evolutionary Framework
The previous Section featured a description of the general system architecture as well as the mechanism proposed for self-reconfiguration of the embedded processing core. This Section will therefore deal with the description of the force driving its adaptation, an Evolutionary Algorithm. Figure 4 shows the architecture of the proposed adaptive system outlining the HW/SW partitioning accomplished.
From the previously described Reconfigurable Architecture to this Self-Adaptive, evolvable, architecture, an EA running on the embedded MicroBlaze processor has been added, together with an Evaluation Module (EM) and a tightly coupled on-chip RAM memory. The objective of such architecture is to provide an adaptation framework so that the system can autonomously evolve a required hardware processing task at any given time. This processing task model is given as a couple of datasets, the INPUTDATA and the IDEALRESULT. The aim of this adaptation framework is therefore letting the system trigger a self-synthesis phase which will eventually evolve a functionally valid circuit.
Figure 4 Evolvable FPGA-based SoC
Main activity of the embedded Micro besides running the EA deals wit reconfiguration commands needed by the the given candidate solution. Thanks to D remain operating while the core is being re Getting inspiration from CGP as a evolve similar VRC-based Cartesian simple (1+λ) Evolution Strategy with offspring has been implemented. The repr individuals encodes genes within the chro of integer numbers representing input c and functionality genes, which point to a the library, as seen below:
, , , , where InMux i stands for the configurati multiplexers of the matrix; PE j is an inde library of components; and A and B are width of the matrix of PEs respectively. T chromosome is therefore (A + B) + A× operators are defined according to CG From a random initial population, selec fittest individual as parent for the next po enabled). In the case that two individual best fitness, diversity is maintained by s which did not act as a parent in the previo this is the case). The new population selected parent and its mutants (no cross For each mutant offspring, the mutation o k randomly selected genes from the integer distribution (from 0 to 8 for input g to 15 for functionality genes) is used for th Thanks to the achieved parallelis P3 are computed simultaneously. A Fitness function needs to be implem that evolution finds its way to th Fitness specification as well as datasets definition have to be ac application basis. However, due to of the system, where pluggable IP m peripherals to the embedded process of different Evaluation Module Regarding the datasets, these ar external FLASH memory, but any used which supplies the required da
Implementation Results Image Processing Core
Proof-of-concept system has be Virtex-5 LX110T FPGA (a m contained in XUPV5-LX110T Eva results reported here correspond AxB=4x4 PEs. Layout of a singl Macros, the clock signal, global en and the inputs/outputs (N, S, E and 5. Each processing element occup expanding one clock row, that is, these dimensions, this is a first pro that for simplicity in the impleme much area overhead for the compu the selected operations. According results, PEs actually occupy from 7 on the FB. Considering that configuration information of a full CLBs), decision of creating h independently of their behaviour, reconfiguration penalty.
Overhead due to the communica since 6 of these slices are de terminals. Maximum operating fr reported in the synthesis process u over 400 MHZ. However, the max full array is 250 MHz after implementation phases. This increa delay is due to the inter-connectio through the Bus Macros and the design area.
Evolution of image noise filters of concept application. The evoluti he Evaluation Module) actually configured in m, both phases, P2 and A conveniently defined mented in the system so he required goal. This the required training ccomplished in a perthe bus-based structure modules are attached as sor, the implementation es is straightforward. re provided from an y other method can be ata to the system. 
Time of reconfiguration
The first phase in the evaluation of the candidates, P1, involves DPR. This time depends on the area to be reconfigured and the frequency at which data is sent to the ICAP. Each CLB column requires the change of 36 frames in the configuration memory, that is, 72 frames have to be reconfigured in order to change a basic element. Since each frame is composed by 41 32-bits words, 2952 configuration words are required to describe each element. In the case of Xilinx HWICAP, these frames have to be transmitted using a shared PLB bus. However, introducing the direct NPI connection to the external memory eliminates this communication overhead, while releases the embedded processor to simultaneously execute a different task. Due to the burst support of the controller, bitstream memories included in the reconfiguration engine never run empty, allowing sending data continuously to the ICAP. Furthermore, timing overhead of the reallocation process is limited to the online introduction of some commands in the header of the bitstream. Considering this header and also tail overheads (including a pad frame), each processing element requires 2952 + 60 = 3012 words to be sent for each element. At the maximum reconfiguration speed reported by Xilinx, that is 100 MHz, around 30 µs are necessary to change each PE.
Consequently, for the typical low mutation rates in CGP, between 1 and 5 elements at a maximum have to be reconfigured between two candidates, which correspond to mutation rates under 20% for the considered array size. Thus, average reconfiguration times are between 30 µs and 150 µs. Embedded processor also introduces certain overhead when sending configuration commands to the RE, but that can be disregarded compared with reconfiguration times. As mentioned in Section 3.2 ICAP overclocking has also been explored in this work, achieving a maximum frequency of 250 MHz, which yields 12 µs per PE. Consequently, final reconfiguration time, t P1 , drops to a range between 12 µs and 60 µs.
Time of execution and fitness computation
As for the second and third phases in the evaluation of each candidate circuit, P2 and P3, the time t P2+P3 required to filter a 256 × 256 image and computing the resulting fitness, considering the initial array latency negligible in comparison to the image size, is 262 µs at 250 MHz (since P2 and P3 work in parallel as explained in Section 4, only a whole image has to be retrieved from memory to accomplish both phases). As a result, reconfiguration times are, at least, 5 times lower than the execution plus fitness computation time. Table 2 gathers information regarding the relation between average t P1 and t P2+P3 times for different mutation rates. Besides, the number of circuit evaluations per second is also computed and shown in the Table. A software simulation has been accomplished to validate the proposal. For the selected (1+8)-ES, 100000 generations were simulated, yielding an average of 50000 generations needed to evolve a good circuit. According to these values, about 400,000 circuits are evaluated until a good result is achieved. Considering the previous timing analysis an average of 128s is needed to achieve a correct result. Values shown do not include the EA execution time itself, but system implementation is such that a new candidate is generated from its parent while the previous one is being evaluated, so both computations are overlapped.
Overall time of evolution
Conclusions and Future Work
In this work, a system architecture combining 2D data processing arrays and an enhanced DPR engine is proposed, showing the suitability to be integrated making up self-evolvable cores without the overhead of existing VRC-based solutions.
Obtained results show that for a 256×256 image, 3105 evaluations per second are achieved in the worst case, which clearly beats the State of the Art [3] , where 775 evaluations per second are reported. This shows how the associated delay overhead due to the VRC is eliminated in this implementation, which operates at a maximum frequency five times higher.
Future work will address an improved implementation to optimize the area occupancy of each PE and the delay introduced by the Bus Macros, further improving the maximum operating frequency, even eliminating them as in [7] . In addition, the number of evaluations needed to obtain a working solution will try to be reduced, so a different EA, such as a Genetic Algorithm will be tested. This improvement would reduce the total time of evolution to tens of seconds.
We conclude stating that these results clearly show how DPR is already a good enough approach to tackle adaptation based on evolutionary techniques in embedded systems.
